


ECE 478 Lab-8


Implement the FIFO logic whose operation is explained in the Figure below in VHDL.

FIFO Interface




57

Operation of the “Standard” FIFO



58

Operation of the First-Word Fall-Through FIFO



59